rather than emphasizing only the language aspects. The informationpresented is fully compliant with the IEEE 1364-2001 Verilog HDL standard. • • • • • • • Describes state-of-the-art verification methodologies Provides full coverage of gate, dataflow (RTL), behavioral and switch modeling Introduces you to the Programming Language Interface (PLI) Describes logic synthesis methodologies Explains…
Words 32844 - Pages 132